Contents

1 General Description ........................................................................................................... 3
  1.1 Features of the MIFARE® System .............................................................................. 4
  1.2 MF1 IC S50 Card IC: ................................................................................................. 4

2 Functional Description ..................................................................................................... 6
  2.1 Block Description ....................................................................................................... 6
  2.2 Antenna: .................................................................................................................... 6
  2.3 Communication scheme RWD ↔ Card .................................................................... 7
  2.4 Data Integrity ............................................................................................................ 8
  2.5 Security ..................................................................................................................... 9
  2.6 Memory Organisation and Access Conditions ......................................................... 11
    2.6.1 Sector Trailer (Block 3): ................................................................................... 12
    2.6.2 Manufacturer Code (Block 0 of Sector 0) ......................................................... 13
    2.6.3 Data Block (Block 0 to 3 except “Block 0”) ..................................................... 13
    2.6.4 Key management and Multi-functionality ......................................................... 15
  2.7 Memory contents after IC test .................................................................................. 15
    2.7.1 Block 0 (manufacturer block): ......................................................................... 15
    2.7.2 Data Blocks: ....................................................................................................... 15
    2.7.3 Sector Trailers: ................................................................................................. 15

3 Release Notes ............................................................................................................... 16
  3.1 Serial Numbers ......................................................................................................... 16
  3.2 Answer to SELECT command (ATS Code) ............................................................... 16

MIFARE® is a registered trademark of Philips Electronics N.V.
1 General Description

The contactless MIFARE® 1 S50 smart card IC has been especially tailored to meet the requirements of a payment card which can be used for ticketing systems in public transport and comparable applications. MIFARE® 1 S50 IC is a true multi-application smart card IC with the functionality of a processor realised with hardwired logic. Special emphasis has been placed on user convenience, speed, reliability, security against fraud and cost effectiveness.

User convenience and speed
A transaction between the card (card IC) and the reader defined by the system integrator or the service provider takes place when the card holder approximates the card to the reader. The permissible distance between antenna (target) and card is up to 100 mm free air. On the one hand, this enables users to carry out the transaction fast and conveniently. On the other, card holders decide in a distinct action whether they want a transaction to happen or not.

Philips has developed a high speed RF communication interface with 106 Kbaud data rate for MIFARE®. Due to this high speed a complete ticketing transaction can be handled in less than 0.1 seconds. Thus, the MIFARE® card user needs not to stop at the reader target (antenna) leading to a high throughput at gates and reduced boarding times onto busses.

Additional user comfort is added, since MIFARE® cards typically have the size of a credit card and do not have to be taken out of the wallet during the transaction, even if there are coins in the wallet.

Anticollision
Basically, if more than one card enters the operating field, which is very likely to happen, the fast anticollision algorithm prevents that data transmitted between the different cards and the target is being confused. Cards can be selected individually. An ongoing transaction with a selected card is not corrupted by cards remaining in the field or cards moved into or out of the field. Possible data corruption caused by more than one card in the field or fraud are avoided.

For example, if MIFARE® card users have more than one MIFARE® card in their wallet, the anticollision algorithm enables the system to select the appropriate card for the transaction.

Security
Mutual challenge and response authentication, data ciphering and message authentication checks protect the system from any kind of fraud and make it attractive for electronic purse applications. These mechanisms are carried out very fast and add only little to transaction time. Serial numbers which can not be altered guarantee uniqueness of the cards.

Multi-functionality
The multifunctional memory structure of MIFARE® 1 S50 cards IC allows the use of the card in multi-application systems. The different applications are securely separated by user definable key sets and access conditions.

Reliability
High reliability of the system is achieved by using solid state components without any moving mechanical parts. The MIFARE® cards are passive, i.e. they are working without battery. Further, the extremely simple construction of a card which consist only of a coil with few turns and a chip embedded in plastic does its share to accomplish this. In addition, the contactless technology avoids that contacts become worn out and reduces risk and cost of vandalism.
1.1 Features of the MIFARE® System

- Operating frequency: 13.56 MHz
- High speed: Baudrate 106 kBaud
- Anticollision: The ability to handle more than one card in the field at the same time.
- Operating distance: up to 100mm (depending on antenna geometry) to allow convenient and fast transaction
- Half duplex communication protocol using handshake
- Data integrity via contactless communication link by
  - Anticollision
  - 16 Bit CRC per block
  - 16 Bit Parity per block (one per Byte)
  - Bit count checking
  - Bit coding to distinguish between "1", "0", and no information
  - Channel monitoring (Protocol sequence and bit stream analysis)
- Multi-Card-operation supporting:
  - Anticollision: allows the handling of more than one card in the field at the same time; inhibits accidental read or write and data corruption due to more than one card in the field
  - Dynamic read + write: during communication with one card other cards may enter or leave the RF field
  - Fast anticollision protocol: an increase of only 1.0 ms of the total transaction time for each additional card

1.2 MF1 IC S50 Card IC:

- State of the art chip technology: high speed CMOS EEPROM process
- Single chip construction with no external components besides a simple coil is required for card.
- No battery Contactless energy and data transmission

Security

- Mutual three pass authentication (ISO/IEC DIS9798-2)
- Data encryption on RF-channel with replay attack protection
- Individual key set per sector (per application) to support multi-application with key hierarchy
- Unique card serial number
- Transport key
Multi-application memory

- 8 KBit EEPROM memory, no battery,
- Organised in securely separated 16 sectors supporting multi-application use.
- Each sector consists of 4 blocks.
- A block is the smallest part to be addressed and consists of 16 bytes.
- Each sector has its own secret file for a set of keys for systems using key hierarchies.
- Access to memory zones are flexible user definable by a variety of access conditions.
- Arithmetic capability: increase and decrease
- Data retention of 10 years.
- write endurance 100,000 cycles

Typical Transaction Time

- Identification of a card 3 ms (Start-up, Answer to Request, Anticollision, Select)
- Read Block (16 Bytes) 2.5 ms (excl. Authentication)
  4.5 ms (incl. Authentication)
- Write Block + Control Read min 8.5 ms (excl. Authentication)
  min 10.5 ms (incl. Authentication)
- Typical Ticketing Transaction < 100 ms
  Identification of card +
  6 Blocks read (768 bit, 2 Sector Authentication) +
  2 Blocks write (256 bit) with Backup Management
- Transaction possible with moving card

Delivery options

The MIFARE® 1 standard card IC (MF1 IC S50) is available as:

<table>
<thead>
<tr>
<th>Delivery Option</th>
<th>Related ADDENDUM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip Card Module</td>
<td>ADDENDUM MIFARE® MF1MOA2S50 Contactless Chip Card Module Specification</td>
</tr>
<tr>
<td>Die on 5&quot; Wafer</td>
<td>ADDENDUM MIFARE® Standard Card IC MF1ICS50 03 Wafer Specification</td>
</tr>
<tr>
<td>Die on 6&quot; Wafer</td>
<td>ADDENDUM MIFARE® Standard Card IC MF1ICS50 04 Wafer Specification</td>
</tr>
</tbody>
</table>
2 Functional Description

2.1 Block Description

The electronic unit of a card comprises just an antenna (coil) and the IC (MIFARE® 1 MF1ICS50) and no further external components.

2.2 Antenna:

The card antenna consists of a few windings and thus, it is very suitable for integration into an ISO card. (refer to the document MIFARE® Card IC Coil Design Guide).
2.3 Communication scheme RWD ↔ Card

Transaction Sequence

Typical Transaction Time

Identification and Selection Procedure
- 3 ms without collision
- + 1 ms for each collision

Authentication Procedure
- 2 ms

Memory Operations
- 2.5 ms read block
- 6.0 ms write block
- 2.5 ms dec/increment
- 4.5 ms transfer

Answer to Request :

With the Answer to Request sequence the MIFARE® RWD (Read Write Device) requests all MIFARE® cards in the antenna field. When a card is in the operating range of a RWD, the RWD continues communication with the appropriate protocol.

Anticollision loop:

In the Anticollision loop the serial number of the card is read. If there are several cards in the operating range of a RWD they can be distinguished by their different serial numbers and one can be selected (Select card) for further transactions. The unselected cards return to the standby mode and wait for a new Answer to Request and Anticollision loop.

Select Card:

With the Select Card command the RWD selects one individual card for further authentication and memory related operations. The card returns the Answer to Select (ATS) code, which determines the individual type of the selected card.
Refer to the document *MIFARE® Standardised Card Type Identification Procedure* for further details.

**Access Specification**

After identification and selection of one card the RWD specifies the memory location of the following access.

**3 Pass Authentication**

The appropriate access key for the previously specified access is used for 3 Pass Authentication (see 2.5). Any communication after authentication is automatically encrypted at the sender and decrypted by the receiver.

**Read/Write**

After authentication any of the following operations may be performed:

- **READ** reads one block
- **WRITE** writes one block
- **DECREMENT** decrements the contents of one block and stores the result in the data-register
- **INCREMENT** increments the contents of one block and stores the result in the data-register
- **TRANSFER** writes the contents of the data-register to one block
- **RESTORE** stores the contents of one block in the data-register

**2.4 Data Integrity**

Following mechanisms are implemented in the contactless communication link between RWD and card to ensure very reliable data transmission:

- Anticollision
- 16 Bit CRC per block
- 16 Bit Parity per block (one per Byte)
- Bit count checking
- Bit coding to distinguish between "1", "0", and no information
- Channel monitoring (Protocol sequence and bit stream analysis)
2.5 Security

To provide a very high security level three pass authentication (according to ISO 9798-2) and encryption based on a stream cipher algorithm with random generator, serial number and 48 Bit keys are integrated in the RWD’s Interface ASIC and the cards. Keys in the cards are read protected but can be altered, provided one knows the actual key. This gives the possibility to any system integrator who knows the transport key of any card to program his own secret keys. Splitting the card's memory into several sections with separate access keys makes the system open for multifunctionality (same cards for different applications).

Since there are two different keys (Key A and Key B) per sector available with corresponding access conditions available MIFARE® 1 S50 card IC provides the possibility of a system with key hierarchy. Key A for example can be used for protecting the decrement function and Key B the usually more sensible increment function.

Three pass authentication:

In this authentication mechanism uniqueness /timeliness is controlled by generating and checking random numbers.

Illustration of the authentication mechanism:

The tokens are structured as follows:

\[ \text{TokenAB} = e_{K_{AB}}(R_A || R_B || B || \text{Text2}). \]
\[ \text{TokenBA} = e_{K_{AB}}(R_B || R_A || \text{Text4}). \]

NOTE - The inclusion of the parameter B in TokenAB is necessary to prevent a so called reflection attack. Such an attack is characterised by the fact that an intruder "reflects" the challenge \( R_B \) to B pretending to be A.

(A) B sends a random number \( R_B \)

(B) A sends Token AB to B.
(C) On receipt of the message containing Token AB, B verifies Token AB by deciphering the enciphered part and checking the correctness of the distinguishing identifier B and that the random number RB, sent to A in step (A), agrees with the random number contained in TokenAB.

(D) B sends TokenBA to A.

(E) On receipt of the message containing Token BA, A verifies TokenBA by deciphering the enciphered part and checking that the random number RB, received from A in step (A) agrees with the random number contained in TokenBA and that the random number RA, sent to B in step (B), agrees with the random number contained in TokenBA.
2.6 Memory Organisation and Access Conditions

The MF1ICS50 IC has integrated a 8192 Bit EEPROM which is split into 16 sectors with 4 blocks. One block consists of 16 bytes (1 Byte = 8 Bit).

Memory Organisation:

<table>
<thead>
<tr>
<th>Sector No.</th>
<th>Block No.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>3</td>
</tr>
<tr>
<td>...</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>3</td>
</tr>
<tr>
<td>15</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>
2.6.1 Sector Trailer (Block 3):

<table>
<thead>
<tr>
<th>Bit No.</th>
<th>Byte No.</th>
<th>7 6 5 4 3 2 1 0</th>
<th>X ... Sector No. (0 to 15)</th>
<th>Y ... Block No. (0 to 3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>KEYSECX A</td>
<td>ACCESS CONDITIONS</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>ACCESS CONDITIONS</td>
<td>KEYSECB (optional)</td>
<td></td>
</tr>
</tbody>
</table>

The fourth block of any sector is the Sector Trailer. The Sector Trailer contains access Key A (KEYSECX A) an optional Key B (KEYSECB) and the access conditions for the four blocks of that sector. If Key B is not needed, the last 6 Bytes of block 3 can be used as data bytes. The corresponding access condition settings are marked grey below.

C1XY to C3XY which are stored twice for safety reasons define the access condition independently for the sector’s four blocks. The last byte of the access conditions may be used to store some specific application data (e.g. location of the write backup block).

- Access condition for the Sector Trailer (Y = 3)

<table>
<thead>
<tr>
<th>C1X3</th>
<th>C2X3</th>
<th>C3X3</th>
<th>KEYSECX A</th>
<th>ACCESS COND.</th>
<th>KEYSECB</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>never</td>
<td>key A</td>
<td>key A</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>never</td>
<td>never</td>
<td>key A</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>never</td>
<td>key B</td>
<td>never</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>never</td>
<td>key A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>never</td>
<td>key A</td>
<td>key A</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>never</td>
<td>key B</td>
<td>key B</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>never</td>
<td>key A</td>
<td>B</td>
</tr>
</tbody>
</table>

incr, decr, transfer, restore : never

NOTE: Key A|B means key A or key B;
If key B may be read (all grey marked lines) the memory space for Key B is used for data storage and it shall not be used for authentication because all further memory access operations will fail.
Since the transport access conditions (after chip manufacturing) equal to 001, new cards must not be authenticated with Key B!

- Access condition for Data Blocks (Y = 0 to 2)

<table>
<thead>
<tr>
<th>C1XY</th>
<th>C2XY</th>
<th>C3XY</th>
<th>read</th>
<th>write</th>
<th>incr</th>
<th>decr, transfer, restore</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>keyA</td>
<td>B\textsuperscript{1}</td>
<td>key A</td>
<td>B\textsuperscript{1}</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>keyA</td>
<td>B\textsuperscript{1}</td>
<td>never</td>
<td>never</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>keyA</td>
<td>B\textsuperscript{1}</td>
<td>key B\textsuperscript{1}</td>
<td>never</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>keyA</td>
<td>B\textsuperscript{1}</td>
<td>key B\textsuperscript{1}</td>
<td>key B\textsuperscript{1}</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>keyA</td>
<td>B\textsuperscript{1}</td>
<td>never</td>
<td>never</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>key B\textsuperscript{1}</td>
<td>key B\textsuperscript{1}</td>
<td>never</td>
<td>never</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>key B\textsuperscript{1}</td>
<td>never</td>
<td>never</td>
<td>never</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>never</td>
<td>never</td>
<td>never</td>
<td>never</td>
</tr>
</tbody>
</table>

The process of decrement and increment of a block's data is performed and controlled by the Card-IC.

- Transport code

For transportation, KEYSECXA and the access conditions are predefined by the manufacturer as follows:

- C1X0, C2X0, C3X0 = 0 0 0 block 0 (data block)
- C1X1, C2X1, C3X1 = 0 0 0 block 1 (data block)
- C1X2, C2X2, C3X2 = 0 0 0 block 2 (data block)
- C1X3, C2X3, C3X3 = 0 0 1 block 3 (Sector Trailer)

KEYSECXA . secret key, known only by
the manufacturer and system integrator

2.6.2 Manufacturer Code (Block 0 of Sector 0)

The first block of the memory is reserved for manufacturer data like 32 bit serial number. This is a read only block. In many documents it is named "Block 0".

2.6.3 Data Block (Block 0 to 3 except "Block 0")

Access conditions for the Data Blocks are defined in the Sector Trailers. According to these conditions data can be read, written, incremented, decremented, transferred or restored either with Key A, Key B or never.

\footnote{1} if Key B may be read in the corresponding Sector Trailer it cannot serve for authentication (all grey marked lines in previous table). \textbf{Consequences}: If the RWD tries to authenticate any block of a sector with key B using grey marked access conditions, the card will refuse any subsequent memory access after authentication.
In the MF1ICS50 IC two types of Data Blocks are used:

a) read/write blocks
are used to read and write general 16 bytes of data.

b) value blocks
are used for electronic purse functions (read, increment, decrement, transfer, restore). The maximum size of a value is 4 byte including sign bit, even when a complete 16 byte block has to be reserved. To provide error detection and correction capability, any value is stored 3 times into one value block. The remaining 4 bytes are reserved to some extent for check bits.

```
  15  11  7  3  0
   addr  addr  addr  value  value  value
value:     32 bit signed 2th complement format stored 3 times
          (the consistency of the 3 occurrences of the value is internally checked before the chip can perform any calculation)

address: 8 bit arbitrary address byte stored 4 times
          (this byte is not internally interpreted)
```

A value block is first time generated by a WRITE instruction to the desired address. The value may be used for subsequent DECREMENT / INCREMENT / RESTORE instructions.

The result of a calculation instruction is temporally stored in a buffer register. For updating the memory with the calculation result the TRANSFER instruction has to be issued. The chip refuses calculations if any error in the block format could be detected.
2.6.4 Key management and Multi-functionality

The described memory organization makes it possible to appoint different sectors to different applications and to prevent data corruption by using application specific secret keys. Keys can only be altered by a RWD which has stored the actual Key A or Key B if this is allowed according to access conditions. Otherwise the actual key cannot be changed anymore.

Note:

Before the execution of a command the correct format of the Access Conditions is checked by the Card-IC. Thus, when programming the Sector Trailer the card needs to be fixed within the operating range of a RWD's antenna to prevent interruption of the write operation because any unsuccessful write operation may lead to blocking the whole sector.

2.7 Memory contents after IC test

2.7.1 Block 0 (manufacturer block):

<table>
<thead>
<tr>
<th>byte</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Serial number</td>
<td>CB</td>
<td>manufacturer data</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CB: “serial number check byte“   CB = byte 0 ^ byte 1 ^ byte 2 ^ byte 3  (^ ... XOR)

2.7.2 Data Blocks:

Data blocks: contain variable data.
(blocks 1,2 / 4,5,6 / 8,9,10 / 12,13,14 / 16,17,18 / 20,21,22 / 24,25,26 / 28,29,30 / 32,33,34 / 36,37,38 / 40,41,42 / 44,45,46 / 48,49,50 / 52,53,54 / 56,57,58 / 60,61,62)

2.7.3 Sector Trailers:

Note: The initial state of sector trailers after IC test can be modified depending on the personalisation done e.g. at the card manufacturer.

default coding:

<table>
<thead>
<tr>
<th>byte</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>transport key A</td>
<td>FF</td>
<td>07</td>
<td>80</td>
<td>xx</td>
<td>transport key B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(blocks 3 / 7 / 11 / 15 / 19 / 23 / 27 / 31 / 35 / 39 / 43 / 47 / 51 / 55 / 59 / 63)
Byte 9 of all sector trailers is not defined. Its memory contents after IC test can vary.
3 Release Notes

This document refers to MIFARE® 1 MF1ICS50 03 / 04 silicon (revision 03 and 04). It comprises all MIFARE® 1 S50 silicon delivered by PHILIPS Semiconductors since 1998. For previous revisions of MIFARE® 1 silicon the dedicated documents are available on request.

3.1 Serial Numbers

<table>
<thead>
<tr>
<th>Unique serial number (4 Byte)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MF1 ICS50 03/04</td>
</tr>
<tr>
<td>xx xx xx x2 hex</td>
</tr>
</tbody>
</table>

3.2 Answer to SELECT command (ATS Code)

<table>
<thead>
<tr>
<th>Answer to Select (ATS Code )</th>
</tr>
</thead>
<tbody>
<tr>
<td>MF1 ICS50 03/04</td>
</tr>
<tr>
<td>0x08</td>
</tr>
</tbody>
</table>

Note: The ATS code may be used to identify the card IC type (for details refer to the document: MIFARE® Standardised Card IC Type Identification Procedure).
Definitions

Data sheet status

<table>
<thead>
<tr>
<th>Data sheet status</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Objective specification</td>
<td>This data sheet contains target or goal specifications for product development.</td>
</tr>
<tr>
<td>Preliminary specification</td>
<td>This data sheet contains preliminary data; supplementary data may be published later.</td>
</tr>
<tr>
<td>Product specification</td>
<td>This data sheet contains final product specifications.</td>
</tr>
</tbody>
</table>

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics section of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

Life support applications

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so on their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.